Layer Zero **Detector**



DØ RunIIb Upgrade



Alan Stone

L1 Calorimeter **Trigger**

New Electronics

80 digitize, filter, E-to-E

1 ADF control & timing

EM & jet sliding window algorithm L2/L3 outputs, scalar E_T & ME_T su

global E_T & ME_T sums, L2/L3 outputs, AND/OR to Trigger Framework.

1 VME control & timing fanout to TAB/GAB.

80 Converts 16 TT BLS cable** inputs to 2 Pleated F Cable (PFC) outputs, TT monitoring.

Sends 3 copies via LVDS cables to TAB.


Motivation

Improve impact parameter resolution.


- Mitigate degradation of silicon performance caused by radiation damage to the SMT inner layers.
- ·SMT Layer 1 sensors expected to degrade after 3-4 fb⁻¹.
- · Important for tracking and b quark tagging at high luminosities.
- · Improve B, mixing measurements

Contributing institutions: Brown, CINVESTAV, Fermilab, Fresno, U. Illinois Chicago, U. Indiana, U. Kansas, Kansas State, Louisiana Tech, U. Mississippi, Michigan State, Moscow State, Northwestern, Rice, Stony Brook, U. Washington, Zurich

Module Components



Testing at SiDet



- Electrical test stand at SiDet to provide capability for full detector readout.
- Currently reading out 20% of prototype detector.
- Expected to have full detector readout testing by June.





- 6-fold symmetry
- 48 silicon sensors
- 96 SVX4 chips
- 12,288 channels

Constraints


Layer Zero must fit between r=16mm (beam pipe) and r=22.8 mm (SMT support structure openings)





existing Run IIa SMT detector

Module Readout



Summary & Schedule

Detector progressing well on all ends.

Running on schedule & within budget!


January - Hybrid Production Finished! March - Junction/Adapter Cards Finished! April - Module Production Finished!

June/August - System Tests & Module Installation at SiDet IN PROGRESS

September - Layer Zero ready to go to DØ October 3rd - Start of scheduled 3 month Tevatron shutdown


Shutdown - Layer Zero Installation

Motivation









Northeastern, Rice, Saclay, Southern Methodist, York Sidewalk Test Stand

Contributing institutions: Columbia, Delhi, Dublin,

Fermilab, Florida State, U. Illinois Chicago, Michigan State,



ADF: ADC Digital Filte

VME/SCL Board

erial Command Link Distri

GAB: Global Algorithm Boar

ATC: ADF Transition Card

TAB: Trigger Algorithm Board

Vertical slice - comple



Splitter data - no perturbation of Run IIa L1CAL signals. Allows tests of digital filter algorithm with real data. Can compare TT data from existing and new electronics.



Shutdown Schedule

Task	Begin	Finish
Tevatron Shutdown for Installation	10/03/05	
Decable BLS cables from existing trigger crates- only component reused for Run IIb	10/05/05	10/12/05
Strip existing trigger racks of old electronics, power supplies, obsolete cables, water lines, etc.	10/13/05	10/21/05
Install new rack infrastructure - power, cooling and safety	10/24/05	10/28/05
Install patch panels, patch panel cards. Relable, redress & reconnect BLS cables.	10/22/05	10/31/05
Install all new crates: ADF, TAB/GAB, Communications. Install new L1CAL trigger control computer. Route & connect additional cables: pleated foil, LVDS, optical, SCL, ECL.	10/31/05	11/14/05
Power up full system. Diagnostic tests. Cable mapping & integrity checks.	11/15/05	11/21/05
Global trigger & detector integration. Calibration. 24/7 running with electronics pulser, cosmics and zero bias. Firmware, control software, trigger terms and algorithm fine tuning.	11/22/05	End of Shutdown

2005 Highlights

2005

February	Successful ADF-2 review. Complete bench testing of production TABs & GAB. Trigger simulation workshop. Begin design of ADF Transition Card (ATC).
March	Sidewalk test stand ready with racks, power & safety. Build vertical slice starting with ADF & TAB communication/readout. ATC review. Real BLS signals through ADF-2 card.
April	Successful tests between ADF/TAB, TAB/L2, TAB/L3. All 100 production ADF-2 cards completed &tested. Run IIb integrated with TrigSim.
May	Production of pleated foil cables & patch panel cards. ATC prototypes. Successful test of complete L1CAL Run Ilb signal path. Data to tape for unpacker development.
June July	Production of 100 ATCs. Full ADF-TAB/GAB testing, Strawman trigger list for Run Ilb, Director's review. Add additional splitter cards for real trigger signals during beam, Integrate L1Cal Track match, Label cables,
August September	24/7 running of ADF->TAB/GAB->L2/L3 chain. Unpacker ready. Comparing readout of old and new trigger towers from special runs. Exercise new algorithms with test data.

Design

L1 trigger limit < 3 KHz. Need more rejection >2.5.

Sliding Windows Algorithm

Benefits include 2.5-3x Jet rate reduction assuming constant

Algorithms

Sliding Windows Algorithm

E_T cluster local maximum search on
40x32 (nph) TT grid

Jet, EM & Tau algorithms

Better calculation of missing E_T

Topological Triggers

Jet, EM Cutsering output for
matching with L1 Tracks

